



COPY OF PAPERS  
ORIGINALLY FILED

Sheet 1 of 1

Form 1449\*

Atty. Docket No.: 884.512US1

Serial No. 09/995,013

INFORMATION DISCLOSURE STATEMENT  
BY APPLICANT  
(Use several sheets if necessary)

Applicant: James E. Jaussi et al.

Filing Date: November 26, 2001

Group: 2816

U.S. PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
-----------------------	-----------------	------	------	-------	----------	-------------------------------

FOREIGN PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes No
-----------------------	-----------------	------	---------	-------	----------	-----------------------

OTHER DOCUMENTS

(Including Author, Title, Date, Pertinent Pages, Etc.)

**Examiner Initial	
W	Baker, R., et al., "CMOS: Circuit Design, Layout, and Simulation", <u>IEEE Press</u> , 4 pages, (1998)
W	Filanovsky, I.M., "Voltage Reference Using Mutual Compensation of Mobility and Threshold Voltage Temperature Effects", <u>ISCAS 2000- IEEE International Symposium on Circuits and Systems</u> , pp. V197-V200, (May 2000)
W	Haycock, M., et al., "A 2.5Gb/s Bidirectional Signaling Technology", <u>Hot Interconnects Symposium V</u> , pp. 1-8, (Aug. 1997)
W	Lee, S.H., et al., "A Temperature and Supply Voltage Insensitive CMOS Current Reference", <u>IEICE Trans. Electron.</u> , Vol. E82-C, No. 8, 1562-1566, (August, 1999.)

Examiner

Date Considered

12/5/02

\*Substitute Disclosure Statement Form (PTO-1449)

\*\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.